Abstract-Charging a capacitor from a voltage source with internal resistor is one of the basic problems in circuit theory. In recent years, this simple problem has attracted some interest in the area of low-power digital circuits. The efficiency, i.e., the energy stored in the capacitor versus the energy delivered by the source is one of the key measures. The common believe that the source has to deliver twice the capacitor energy holds true only for a linear circuit with step function as source voltage. In this paper we compute several optimal solutions with respect to time and efficiency. The case of nonlinear capacitors is discussed in some detail.
I. INTRODUCTION
N THE ADVENT of low-power circuits low-loss charging of linear capacitors from a real source (ideal source with internal resistor) was reconsidered ( Fig. 1 ). This problem was coined as adiabatic switching [1] . Although charging a capacitor is a problem for undergraduates and everything seemed known, the question of how to shape the input voltage to reach a given capacitor voltage and minimize the energy loss in the resistor was posed only recently [6] . Even more, as an input voltage one usually applies step functions but there was no firm reasoning for that.
It turned out that ramp functions can reduce the loss significantly (see [4] ). However, this result is not quite correct, as noted in [6] . We will show the correct optimal solution of a nonlinear circuit in Section II. For completeness, we consider charging in the interval and , compute the optimal source voltages, and compare the efficiencies.
Today, this circle of problems is called quasiadiabatic switching but the analysis reveals that replacement of voltage sources by current sources can simplify the circuit structures.
For VLSI circuits nonlinear capacitors are of importance. We restrict our discussion to the nonlinearity of the capacitor of , which includes the case Manuscript received May 16, 1997; revised October 20, 1998. This paper was recommended by Associate Editor W. Mathis.
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Publisher Item Identifier S 1057-7122(00)05509-4. for even and [7] . In fact, the comparison of Figs. 1 and 3 shows the drain-bulk and drain-gate capacitors are charged.
II. METHOD
The input voltage for a given optimality criterion is computed by The methods used are variational calculus and Pontrjagin's maximum principle. This material is well established in mathematics and control and we refer to the literature for details [3] . The procedure to compute the input voltage is the following.
1) Given the dynamical system with , , scalars. 2) Define the Hamilton function (1) The time integral of is to be minimized. For the case of loss minimization it measures the power in the resistor, in our case, . If minimal time charging is to be achieved, the function is simply one. 3) Solve (2) for . 4) Solve (3a) (3b) with , given. Consider the circuit in Fig. 1 with given elements , . Our goal is to compute an input function such that for . In addition we require the following 1057-7122/00$10.00 © 2000 IEEE 1) minimal time charging with bounded input voltage , which is reasonable for circuits; 2) low-energy loss in the resistor Both problems have different solutions: one is well known and the other not quite as well known.
To compare the energy consumption of the resistor for different input signals the efficiency is introduced as the ratio of the energy stored in the capacitor and the energy delivered by the source III. MINIMAL TIME CHARGING
The solution of optimization problems with bounded input signals is difficult in general but very simple for the considered circuit. To solve the minimal time problem, the function reduces to one [3] . As a result of Pontrjagin's maximum principle, has to be maximized by for every . It follows for the optimal input signal is chosen according to undef.
It can be shown (see [3] for further results) that for a linear system of order with real eigenvalues, a minimal time control consists of at most switchings between and . Therefore, for the first-order system at hand, which has one real eigenvalue, one switching determines the minimal time charging. This is exactly the step input function. Note that this solution holds true also for nonlinear capacitors.
The efficiencies for different types of for constant input voltage are computed from and the energy of the source We obtain the following solutions ( , ): and for
and for (5b)
• const (6) During charging holds. The system settles for . In the linear case the efficiency can never be larger than 1 2. For nonlinear capacitors this is not the case. Depending on the ratio efficiencies close to one are possible. However, (4b) holds for a junction capacitance in reverse mode. In this case, holds and, hence, the efficiency drops below 1 2. Equations (4b) and (5b) are depicted in Fig. 2 .
Note that all solutions for the settled system do not depend on the characteristic of the resistor, in particular it can be nonlinear. This is due to the infinite settling time. The efficiency depends only on the capacitor.
IV. LOSS MINIMIZATION

A. Linear Capacitor
1) Optimal Solution:
To compute for a reduction of the energy loss in , we require and . The Hamiltonian function is given by (7) From (2) we obtain . This is substituted in (3) . From the solution of (3), the capacitor voltage follows as (8) Together with the solution for :
, we obtain for the optimal input voltage
The input function consists of a step function and a ramp ( Fig. 3) (10)
The voltage drop at the resistor is constant for (11) Therefore, the current is also constant. One concludes that low-power charging is realized easily by driving the capacitor from a current source.
At capacitor stores the energy ( )
while the loss in is given by
This yields an efficiency of (index for step-ramp function)
Some values of are given in Table I . From Table I , one concludes that charging with taken from (9) improves efficiency as compared to an input voltage step function for . We omit this detail. The charging time has to be at least twice the time constant of the system. For the input voltage has to be continued in some way. Note that the optimization problem for variable has as solution , which amounts to charging with zero current. One way to continue the input voltage is shown in Fig. 3 . The supply voltage is reduced to . The charging process stops immediately. Energy is not consumed anymore.
If we hold the input voltage a the level , the capacitor is further charged up to . This is reasonable, for small. In this case the resistor consumes and the capacitor stores Using the overall efficiency is given by
Numerical values are presented in Table II .
2) Quasi-Optimal Solution: Now compare the above results with the quasi-optimal solution as given in the literature (Fig. 4) . In this case evolves as with some values in Table IV . We conclude from our results that energy loss optimal charging of a linear capacitor is done best by a input signal ( ) or, equivalently, a constant current source in and zero otherwise. For a periodic signal , the efficiency can be increased for and it gets larger the smaller is. A ramp function slightly decreases the efficiency as long as one considers only time intervals (Tables I and  III) . A significant decrease on is observed if the time interval is considered (Tables II and IV) .
B. Nonlinear Capacitor
The solution for the optimal control problem for nonlinear capacitors cannot be computed in closed form for arbitrary capacitors. However, for the technical interesting case of a MOSFET gate capacitor and and some others, a closed form solution is possible.
The differential capacitance is given by which yields the differential equation
As a Hamiltonian function we use ( , )
The optimal solution is given by 
C. Nonlinear Capacitor
For the nonlinear capacitance the computation of the optimal input voltage yields ( )
Again, the voltage drop at the resistor is constant
This simplifies the practical realization of the driving source. The efficiency of the charging process in the time interval is given by
As opposed to step function charging, this efficiency comes arbitrarily close to 1 as increases! Some values for different ratios are listed in Table V . The computation of the efficiencies for more general exponents goes along the same line as for the chosen special cases. Details are omitted here.
D. Linear Circuit with Leak Conductance
If we consider a circuit as shown in Fig. 6 , which is simply a NOT gate, we see that it has to be described by the linear approximation shown in Fig. 7 . This description is a fairly good one. The leak conductance parallel to the capacitor derives from the closed NMOS transistor. The question may arise as to whether this transistor is necessary, since we will see that such a leak conductance is a grave drawback which limits the achievable amount of energy saving. However, if such a pull down transistor is omitted, a problem occurs when the transmission gate is turned off. The parasitic capacitance parallel to the transmission gate will cause the output voltage to rise to some fraction of the supply voltage, thus causing unwanted energy consumption in following logic stages. This so-called charge sharing is well known from other kinds of dynamic logic [8] and must be avoided by all means. Thus, a pull-down network comprised of a NMOS logic is necessary. Further on, even if there was a way around using these pull down transistors, there will still be leakage through the bulk junctions of the transmission gate transistors. Thus, in any case, we have to deal with a leaky circuit.
1) Optimal Solution:
For such a leaky circuit, the computation of the optimal solution yields for the capacitor voltage 
with (22) being the solution of the variational problem and being the required voltage rise.
If we define as an abbreviation, the efficiency is shown in (23) at the bottom of the page.
(23) Due to the additional loss term the current from the supply is no longer constant but is given by Typically, . Then the current is approximately given by For the numerical values given in the next section, the hyperbolic cosine term dominates. Therefore, the current starts with a nonvanishing value at and increases slightly. This current characteristics makes the design of the optimal power supply complicated.
2) Charging with Ramps: For leaky circuits it has been shown that the optimum input waveforms are rather complicated and would be hard to realize. However, linear ramps for the supply will still hold some advantage over the common static supplies. If such a linear ramp is used, the dissipated energy for charging the capacitor up to a desired voltage will be (24) This function will not find its minimal value when will approach infinity. Instead, there is an optimal ramping time (25) and thus a minimal achievable energy dissipation.
For discharging the capacitor the energy dissipation is a bit smaller, since the discharging current does not need to be delivered through the load resistor in a whole (26) The optimum discharging time, therefore, is slightly longer (27) As can easily be derived from (25) and (27), the ratio between and is constant (28) If we use the optimum times both for charging and discharging, the minimum achievable power dissipation will be (29)
All of these equations will only hold as long as . So we see that energy dissipation can no longer be driven as close to zero as desired. This is, of course, due to the fact that, unlike in the case without leakage, there is static dissipation whenever the capacitor is loaded. Therefore, longer charging times will increase static dissipation, shorter charging times, on the other hand, dynamic dissipation. Fig. 8 shows a final comparison between the development of power dissipation over charging time when using three different models for loading. Line a) shows the development for a classical leakless circuit. Note that the energy dissipation approaches zero as we increase toward infinity. Line b) shows the curve for a leaky model when the optimal input waveforms described by (21) are used. This time we clearly see a saturation in the achievable minimum energy dissipation. Finally, line c) shows the development for linear ramps as predicted by (24). The curve shows a minimal value not far from the absolute minimum achievable by using the optimal waveforms, but then steadily increases again.
The circuit shown in Fig. 6 has been simulated using a SPICE level-6 model, which is rather detailed. Measurements have shown the on resistance of the transmission gate to be k , the off-conductance of a single NMOS transistor was pS. The load capacitance plus the parasitic capacitances of the NMOS transistor came to pF. The capacitor was charged up to V. For these values, extracted from an existing process, the resulting optimum ramping time is s with a minimum energy dissipation of fJ per charge/discharge cycle. Fig. 9 finally shows the simulation results as obtained from HSPICE and, as a comparison in a plain line without sample dots, the plot as predicted by (24) with the measured element values. The two lines do not differ much, the only major difference takes place for short times where the condition does not hold any more. This shows clearly that the model of leak conductances describes the limits for adiabatic charging accurately and that the leak conductances are the major parasitic effect determining these limits. Even when complex circuits fabricated in other laboratories [2] , [5] are regarded, the existence of an optimum charging time becomes obvious.
For any circuit, this optimum charging time can be found by measuring the three typical values , and . In this paper we have shown how the optimal solution for charging a linear capacitor from a voltage source is computed. As a result, a superposition of a step and a ramp function yields the minimum for energy loss in the resistor. The computed input function is equivalent to driving the circuit from a constant current source. This is supposedly simpler to implement.
The usually applied voltage step function is the minimal time solution.
We have also computed the optimal charging voltage for a MOSFET gate capacitor. Now the input voltage is a rational function of time, but again, the voltage at the resistor is constant and so is the current. Therefore, also in this case a constant current source suffices to minimize the energy loss during charging.
If the unavoidable leak conductances in parallel to the capacitor to be charged are taken into account, it turns out that the optimal charging waveforms, though a linear model is used, are no longer simple ramps. Instead they are exponential functions. For this case even if optimal charging waveforms are used, the dissipated energy can no longer be made arbitrarily small, instead, a limit occurs.
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